5

10

15

20

ABSTRACT

An apparatus and method for verifying a logic function of semiconductor chip in a logic chip emulation environment where a processing engine and a target interface interact with each other. The apparatus accordance with the present invention generally includes a for executing a software processing engine algorithm corresponding to the logic design of the target chip, and a target interface engine interfacing with the target system for transmitting/receiving pin signals to/from the target The software algorithm has one or more software system. variables, and the transmission/reception of the pin signals by the target interface engine occurs with the execution of the software algorithm by the processing engine. software variable and the pin signals are time-variant with the execution of the algorithm. The processing engine comprises means for finding correspondence between software variables and the pin signals at a predetermined time, so that the values of the software variables and the values of the hardware pin signals corresponding in time thereto can be monitored in synchronization with each other.